Go to file
shaithan 0853e65042 finished exec & deleted reports in alu 2021-12-07 23:21:37 +01:00
.gitignore Makefile and syntax cleaned 2021-10-27 09:20:58 +00:00
Makefile exec mainly done, updated the makefile and fixed typos 2021-11-27 22:16:53 +01:00
README.md finished exec & deleted reports in alu 2021-12-07 23:21:37 +01:00
adder1.vhdl Makefile and syntax cleaned 2021-10-27 09:20:58 +00:00
adder32.vhdl Makefile and syntax cleaned 2021-10-27 09:20:58 +00:00
adder32_tb.vhdl Makefile and syntax cleaned 2021-10-27 09:20:58 +00:00
alu.vhdl finished exec & deleted reports in alu 2021-12-07 23:21:37 +01:00
alu_tb.vhdl Makefile and syntax cleaned 2021-10-27 09:20:58 +00:00
exec.vhdl finished exec & deleted reports in alu 2021-12-07 23:21:37 +01:00
exec_tb.vhdl exec mainly done, updated the makefile and fixed typos 2021-11-27 22:16:53 +01:00
fifo_72b.vhdl exec mainly done, updated the makefile and fixed typos 2021-11-27 22:16:53 +01:00
shifter.vhdl Fusion 27.10.2021 2021-10-27 14:25:32 +02:00
shifter_tb.vhdl Fusion 27.10.2021 2021-10-27 14:25:32 +02:00

README.md

Projet VLSI

Meilleur projet du monde

ARM barrel shifter (pour debug ROR et RRX) : http://www.davespace.co.uk/arm/introduction-to-arm/barrel-shifter.html

VHDL basics par Intel FPGA : https://www.youtube.com/watch?v=zm-RA6BsYmc&ab_channel=IntelFPGA

Declaration VHDL : https://www.csee.umbc.edu/portal/help/VHDL/declare.html

notice :

Utiliser uniquement ghdl-gcc (llvm et mcode abort lors des overflows dans les tbs)

le synthetiseur de alliance (très bon jeu de mot) VASY : VHDL Analyzer for Synthesis