24 lines
418 B
VHDL
24 lines
418 B
VHDL
|
library ieee;
|
||
|
|
use ieee.math_real.all;
|
||
|
|
use ieee.numeric_std.all;
|
||
|
|
use ieee.std_logic_1164.all;
|
||
|
|
|
||
|
|
|
||
|
|
-- ADDER 1 BIT
|
||
|
|
----------------------------------------------------------------
|
||
|
|
|
||
|
|
entity adder1_ent is
|
||
|
|
port (
|
||
|
|
i0, i1, cin : IN std_logic;
|
||
|
|
q, cout : OUT std_logic
|
||
|
|
);
|
||
|
|
end entity;
|
||
|
|
|
||
|
|
|
||
|
|
architecture adder1 of adder1_ent is
|
||
|
|
|
||
|
|
begin
|
||
|
|
q <= i0 xor i1 xor cin;
|
||
|
|
cout <= (i0 and i1) or (i0 and cin) or (i1 and cin);
|
||
|
|
end adder1;
|