493 lines
12 KiB
VHDL
493 lines
12 KiB
VHDL
library ieee;
|
|
use ieee.math_real.all;
|
|
use ieee.numeric_std.all;
|
|
use ieee.std_logic_1164.all;
|
|
|
|
entity exec_tb is
|
|
end exec_tb;
|
|
|
|
|
|
architecture Structurel of exec_tb is
|
|
|
|
signal dec2exe_empty : Std_logic;
|
|
signal exe_pop : Std_logic;
|
|
signal dec_op1 : Std_Logic_Vector(31 downto 0); -- first alu input
|
|
signal dec_op2 : Std_Logic_Vector(31 downto 0); -- shifter input
|
|
signal dec_exe_dest : Std_Logic_Vector(3 downto 0) ; -- Rd destination
|
|
signal dec_exe_wb : Std_Logic; -- Rd destination write back
|
|
signal dec_flag_wb : Std_Logic; -- CSPR modifiy
|
|
signal dec_mem_data : Std_Logic_Vector(31 downto 0); -- data to MEM W
|
|
signal dec_mem_dest : Std_Logic_Vector(3 downto 0) ; -- Destination MEM R
|
|
signal dec_pre_index : Std_logic;
|
|
signal dec_mem_lw : Std_Logic;
|
|
signal dec_mem_lb : Std_Logic;
|
|
signal dec_mem_sw : Std_Logic;
|
|
signal dec_mem_sb : Std_Logic;
|
|
signal dec_shift_lsl : Std_Logic;
|
|
signal dec_shift_lsr : Std_Logic;
|
|
signal dec_shift_asr : Std_Logic;
|
|
signal dec_shift_ror : Std_Logic;
|
|
signal dec_shift_rrx : Std_Logic;
|
|
signal dec_shift_val : Std_Logic_Vector(4 downto 0);
|
|
signal dec_cy : Std_Logic;
|
|
signal dec_comp_op1 : Std_Logic;
|
|
signal dec_comp_op2 : Std_Logic;
|
|
signal dec_alu_cy : Std_Logic;
|
|
signal dec_alu_cmd : Std_Logic_Vector(1 downto 0);
|
|
signal exe_res : Std_Logic_Vector(31 downto 0);
|
|
signal exe_c : Std_Logic;
|
|
signal exe_v : Std_Logic;
|
|
signal exe_n : Std_Logic;
|
|
signal exe_z : Std_Logic;
|
|
signal exe_dest : Std_Logic_Vector(3 downto 0); -- Rd destination
|
|
signal exe_wb : Std_Logic; -- Rd destination write back
|
|
signal exe_flag_wb : Std_Logic; -- CSPR modifiy
|
|
signal exe_mem_adr : Std_Logic_Vector(31 downto 0); -- Alu res register
|
|
signal exe_mem_data : Std_Logic_Vector(31 downto 0);
|
|
signal exe_mem_dest : Std_Logic_Vector(3 downto 0);
|
|
signal exe_mem_lw : Std_Logic;
|
|
signal exe_mem_lb : Std_Logic;
|
|
signal exe_mem_sw : Std_Logic;
|
|
signal exe_mem_sb : Std_Logic;
|
|
signal exe2mem_empty : Std_logic;
|
|
signal mem_pop : Std_logic;
|
|
signal ck : Std_logic := '0';
|
|
signal reset_n : Std_logic;
|
|
signal vdd : bit;
|
|
signal vss : bit;
|
|
begin
|
|
|
|
|
|
ALU_ins: entity work.exec
|
|
port map(
|
|
dec2exe_empty => dec2exe_empty,
|
|
exe_pop => exe_pop,
|
|
dec_op1 => dec_op1,
|
|
dec_op2 => dec_op2,
|
|
dec_exe_dest => dec_exe_dest,
|
|
dec_exe_wb => dec_exe_wb,
|
|
dec_flag_wb => dec_flag_wb,
|
|
dec_mem_data => dec_mem_data,
|
|
dec_mem_dest => dec_mem_dest,
|
|
dec_pre_index => dec_pre_index,
|
|
dec_mem_lw => dec_mem_lw,
|
|
dec_mem_lb => dec_mem_lb,
|
|
dec_mem_sw => dec_mem_sw,
|
|
dec_mem_sb => dec_mem_sb,
|
|
dec_shift_lsl => dec_shift_lsl,
|
|
dec_shift_lsr => dec_shift_lsr,
|
|
dec_shift_asr => dec_shift_asr,
|
|
dec_shift_ror => dec_shift_ror,
|
|
dec_shift_rrx => dec_shift_rrx,
|
|
dec_shift_val => dec_shift_val,
|
|
dec_cy => dec_cy,
|
|
dec_comp_op1 => dec_comp_op1,
|
|
dec_comp_op2 => dec_comp_op2,
|
|
dec_alu_cy => dec_alu_cy,
|
|
dec_alu_cmd => dec_alu_cmd,
|
|
exe_res => exe_res,
|
|
exe_c => exe_c,
|
|
exe_v => exe_v,
|
|
exe_n => exe_n,
|
|
exe_z => exe_z,
|
|
exe_dest => exe_dest,
|
|
exe_wb => exe_wb,
|
|
exe_flag_wb => exe_flag_wb,
|
|
exe_mem_adr => exe_mem_adr,
|
|
exe_mem_data => exe_mem_data,
|
|
exe_mem_dest => exe_mem_dest,
|
|
exe_mem_lw => exe_mem_lw,
|
|
exe_mem_lb => exe_mem_lb,
|
|
exe_mem_sw => exe_mem_sw,
|
|
exe_mem_sb => exe_mem_sb,
|
|
exe2mem_empty => exe2mem_empty,
|
|
mem_pop => mem_pop,
|
|
ck => ck,
|
|
reset_n => reset_n,
|
|
vdd => vdd,
|
|
vss => vss
|
|
);
|
|
|
|
-- HOLORGE
|
|
|
|
ck <= not ck after 2 ns;
|
|
process
|
|
|
|
signal vexe_res : std_logic_vector(31 downto 0);
|
|
|
|
begin
|
|
-- add
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00000";
|
|
|
|
dec_alu_add <= '1';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '0';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"0000000F";
|
|
dec_op2 <= x"0000000F";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"0000001E";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
-- add lsl
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '1';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00011";
|
|
|
|
dec_alu_add <= '1';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '0';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"0000000F";
|
|
dec_op2 <= x"000000E1";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"00000780";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
-- and
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00000";
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '1';
|
|
dec_alu_or <= '0';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"01000001";
|
|
dec_op2 <= x"01000000";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"01000000";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
|
|
-- and lsr
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '1';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "11111";
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '1';
|
|
dec_alu_or <= '0';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"01000001";
|
|
dec_op2 <= x"FF000000";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"0000000";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
|
|
-- mov
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00000";
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '1';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_zero_op1 <= '1';
|
|
|
|
dec_op1 <= x"FFFFFFFF";
|
|
dec_op2 <= x"12345678";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"FFFFFFFF";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
|
|
-- or asr
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_asr <= '1';
|
|
|
|
dec_shift_val <= "00001";
|
|
dec_op2 <= "1000" & x"0000002";
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '1';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"01000001";
|
|
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"08000000";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
|
|
-- or
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00000";
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '1';
|
|
dec_alu_xor <= '0';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"01000001";
|
|
dec_op2 <= x"01000000";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"01000001";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
|
|
-- xor
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
reset_n <= '0';
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
|
|
dec_shift_lsl <= '0';
|
|
dec_shift_lsr <= '0';
|
|
dec_shift_asr <= '0';
|
|
dec_shift_ror <= '0';
|
|
dec_shift_rrx <= '0';
|
|
dec_shift_val <= "00000";
|
|
|
|
dec_alu_add <= '0';
|
|
dec_alu_and <= '0';
|
|
dec_alu_or <= '0';
|
|
dec_alu_xor <= '1';
|
|
|
|
dec_alu_cy <= '0';
|
|
|
|
dec_comp_op1 <= '0';
|
|
dec_comp_op2 <= '0';
|
|
|
|
dec_op1 <= x"01000001";
|
|
dec_op2 <= x"01000000";
|
|
ck <= '1';
|
|
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait for 2 ns;
|
|
ck <= '0';
|
|
wait for 2 ns;
|
|
ck <= '1';
|
|
wait;
|
|
|
|
vexe_res <= x"00000001";
|
|
assert (exe_res = vexe_res) report "[error] lsl. vexe_res = " & integer'image(to_integer(unsigned(vexe_res))) & " versus exe_res = " & integer'image(to_integer(unsigned(exe_res))) severity error;
|
|
|
|
end process;
|
|
|
|
end Structurel;
|