30 lines
2.3 KiB
TeX
30 lines
2.3 KiB
TeX
|
\babel@toc {french}{}\relax
|
||
|
|
\contentsline {chapter}{\numberline {1}Introduction}{2}{chapter.1}%
|
||
|
|
\contentsline {chapter}{\numberline {2}Programmable architectures}{3}{chapter.2}%
|
||
|
|
\contentsline {section}{\numberline {2.1}Simplified CPU architecture}{3}{section.2.1}%
|
||
|
|
\contentsline {section}{\numberline {2.2}CPU Architecture}{3}{section.2.2}%
|
||
|
|
\contentsline {subsection}{\numberline {2.2.1}Memory hierarchy}{3}{subsection.2.2.1}%
|
||
|
|
\contentsline {subsection}{\numberline {2.2.2}spatial locality}{3}{subsection.2.2.2}%
|
||
|
|
\contentsline {subsection}{\numberline {2.2.3}SIMD}{3}{subsection.2.2.3}%
|
||
|
|
\contentsline {section}{\numberline {2.3}Co-processors}{4}{section.2.3}%
|
||
|
|
\contentsline {section}{\numberline {2.4}GPU Architecture}{4}{section.2.4}%
|
||
|
|
\contentsline {subsection}{\numberline {2.4.1}Nvidia Ampere}{4}{subsection.2.4.1}%
|
||
|
|
\contentsline {section}{\numberline {2.5}Supercomputer architecture}{4}{section.2.5}%
|
||
|
|
\contentsline {chapter}{\numberline {3}Single-core CPU architecture}{5}{chapter.3}%
|
||
|
|
\contentsline {section}{\numberline {3.1}Pipeless processors}{5}{section.3.1}%
|
||
|
|
\contentsline {section}{\numberline {3.2}Pipelined processors}{5}{section.3.2}%
|
||
|
|
\contentsline {section}{\numberline {3.3}Superscalar processors}{5}{section.3.3}%
|
||
|
|
\contentsline {section}{\numberline {3.4}Out of order execution (OoO)}{5}{section.3.4}%
|
||
|
|
\contentsline {section}{\numberline {3.5}Example: Apple Silicon M1}{5}{section.3.5}%
|
||
|
|
\contentsline {section}{\numberline {3.6}Example: Intel Alder Lake}{5}{section.3.6}%
|
||
|
|
\contentsline {section}{\numberline {3.7}So... our new toy ?}{5}{section.3.7}%
|
||
|
|
\contentsline {subsection}{\numberline {3.7.1}Cortex A57 (2015)}{6}{subsection.3.7.1}%
|
||
|
|
\contentsline {subsection}{\numberline {3.7.2}Nvidia Denver 2 (2016)}{6}{subsection.3.7.2}%
|
||
|
|
\contentsline {section}{\numberline {3.8}Nvidia Jetson TX2 topology}{6}{section.3.8}%
|
||
|
|
\contentsline {chapter}{\numberline {4}Single-core CPU optimizations}{7}{chapter.4}%
|
||
|
|
\contentsline {section}{\numberline {4.1}Latency and throughput}{7}{section.4.1}%
|
||
|
|
\contentsline {subsection}{\numberline {4.1.1}Example: division}{7}{subsection.4.1.1}%
|
||
|
|
\contentsline {section}{\numberline {4.2}Special functions}{7}{section.4.2}%
|
||
|
|
\contentsline {section}{\numberline {4.3}Function calls}{7}{section.4.3}%
|
||
|
|
\contentsline {section}{\numberline {4.4}Loop unrolling}{7}{section.4.4}%
|